In this letter, we present a circuit implementation for the discrete-time zigzag map, which exhibits high speed, low power consumption, and above all resilience to process variations. Circuit parameter variations result in alteration of the chaotic map parameters, such as the slope and the location of the breakpoints in the map, which in turn degrade the randomness of the generated bit sequence or even cause saturation problem when the map is used in a truly random number generator (TRNG). Due to the resilience of the presented circuit implementation to process variations, a truly random sequence is obtained that passes all the TRNG statistical test suites, after very simple postprocessing of the output bit sequence.
Introduction: Certain nonlinear dynamical systems can generate a nonperiodic, non-predictive behavior, called chaos, which is the result of the sensitivity of the output trajectory to the initial state of the system. This chaotic behavior can be used as the entropy source in the design of truly random number generators (TRNGs). A truly random number is a bit sequence in which the bits are independent and unbiased. TRNGs are the fundamental blocks in cryptosystems that ensure the security of the key and hence the security of the whole system.
Due to the finite state of the digital machine, implementation of software based TRNG is not likely. On the other hand, hardware based TRNGs use inherent randomness of the circuitry including the thermal, phase, and shot noise of the analog circuits [1, 2, 3] . A discrete-time chaotic map, formed by feeding back the output of the I/O characteristic map into the system as the input, can be used for high speed random number generation [4, 5, 6] .
In this letter, we present a zigzag chaotic map that is resilient to process variations and the saturation problem. We further present a circuit implementation for the zigzag map using the current-mode technique and verify our design using HSPICE simulations in IBM 0.13µm technology. The current-mode implementation is suitable for applications that require high speed and low power consumption. We also perform a set of Monte Carlo simulations to verify the robustness of the presented TRNG circuit to process variations. We demonstrate that the circuit implementation is resilient to process variations and the output bit sequence is only slightly correlated. Hence, a truly random bit sequence that passes the well-known NIST 800-22 statistical test suites may be obtained after simple postprocessing of the output bit sequence.
The Circuit Implementation of the Zigzag Map: Our TRNG design is based on the zigzag map (the dashed blue curve in Fig. 1(a) ). The zigzag map was previously considered in [7] so as to overcome the saturation problem at the corners related to the circuit implementation in the presence of non-idealities. Further, the zigzag map has the characteristic that the output value alternates between positive and negative values, which enhances the performance in the presence of implementation nonidealities. It is straightforward to generate a binary sequence using the zigzag map by mapping |xn| < 1/2 and |xn| > 1/2 to 0 and 1, respectively. Please refer to [7] for a more comprehensive study of the characteristics of the zigzag map.
In [7] , we presented a proof of concept for the implementation of the zigzag map. In this letter, we present a variability-aware circuit implementation for the zigzag map based on the current-mode technique. In current-mode circuits, the signal is represented by the current of a circuit branch. Reduced distortion, high gain, low input and high output impedances, high speed, and better ESD immunity are some excellent characteristics of current-mode circuits that make them one of the best candidates to for the implementation of the chaotic maps.
By combining two different double break point circuits, we can obtain the desired I/O characteristic curve in Fig. 1(a) . The symmetric double break point current mirrors have little sensitivity to the process variations compared to other implementation of piecewise linear I/O current characteristics. The proposed circuit implementation is shown in Fig. 2 . As can be seen, one of the current mirrors is implemented using NMOS transistors, while for the sake of symmetry the other one is implemented using PMOS transistors. Another good characteristic of the double break point current mirrors is that they do not accumulate errors originated from process variations. The I/O characteristic of the circuit obtained from HSPICE simulations is shown in Fig. 1(a) (the solid magenta curve). As can be seen, the circuit simulations agree very well with the ideal zigzag map. Next, we study the causes of slight variations in the simulation results as well as their implications on the randomness of the generated bit sequence.
The Impact of Implementation Variations: Next, we investigate the impact of the variations of the physical parameters of the presented circuit as nonidealities of the chaotic map. The circuit is based on the current-mode technique. Hence, the process, voltage and temperature (PVT) variations mainly impact two different parts of the circuit, namely the sources of currents that are the current mirrors and the current limiter stages.
In a current mirror, the current I 2 that is supposed to mirror I 1 , source current, is designed using the ratio of the transistor widths, i.e, W 2 /W 1 . The current in a MOS transistor in saturation region is given by
This suggests that
. Since our design does not operate in deep sub micron process, we can neglect the impact of variations in λ. Provided that the variations are small, we have
where ∆W , ∆L, ∆V th , and ∆V DS are the variation in width, length, threshold voltage, and the drain-source voltage of the transistors, respectively. If the V DS changes are large, we should compensate that by further tuning of the width of the transistors. However, note that we need to investigate the worst-case variations in order to make a robust design. The variation in V DS and V th is in the range of 1% which can be ignored compared to other parameters [8] . Thus, the intra-die variations for width of two different transistors in the current mirror will play the dominant role in altering the gain of the current mirror topology, where the standard deviation of such variations is around 5% [8, 9] . The current limiter can not exactly provide the desired fixed current due to the output resistance of the transistors. This non-ideality results in a small variation in the slope in the I/O characteristic of the circuit, which is proportional to λ and the bias current of the circuit. This effect may be slightly compensated by further tuning of the width of the transistors.
We performed an extensive set of Monte Carlo simulations using HSPICE to determine the impact of process variations on the slope and the location of the breakpoints of I/O characteristic curve. The absolute value of the slope in the map should be equal to two for the presented chaotic map. Monte Carlo simulation technique uses different randomly chosen values for the transistor parameters with a defined Gaussian distribution. In our simulations, we assumed that the transistor parameter values are normally distributed and uncorrelated with a standard deviation of 2 percent, which is within the range of predicted values for current and future process technologies [8, 9] . By inspecting the variation of different linear pieces of the I/O characteristic curve as the objective of this Monte Carlo simulation, we investigate that the variation in slopes are less than 4 percent. To be more accurate, the standard deviation of the slopes are less than 2, 4, and 1 percent for the first, second, and third linear pieces, respectively. Further, the standard deviation of the bit-threshold was observed to be less than 5 percent, as also can be seen in Fig. 1(b) . Post processing: Even though the presented circuit is robust to process variations, the existence of correlation and bias in the output bit sequence is inevitable due to imperfections in practice, which in turn should be removed via post-processing of the output bit sequence. In [4] , we developed a hidden Markov modelling technique for the performance evaluation of discrete-time chaotic-map TRNGs. By applying the performance evaluation methodology in [4] on the 1,000 Monte Carlo samples, we obtained the average entropy rate of the output bit sequence to be above 0.996 bit per source symbol. The entropy rate is a measure of the randomness of the generated bit sequence. A truly random bit sequence has an entropy rate of 1 bit per symbol [4] .
Therefore, as pointed out in [4, 10] , it is possible to apply the simple method proposed by Addabbo et. al. in [10] as the post-processing unit. The method relies on two main assumptions that are readily satisfied for discrete-time chaotic map TRNGs due to the underlying hidden Markov process. First, bits that are located further apart from each other have smaller correlation. In fact, the correlation approaches 0 with an exponential rate as the distance of the bits grows. The other fact is that XORing of two independent biased random bits will reduce the bias.
The post-processing is comprised of a debiasing block and a decorrelation block. The debiasing block consists of a shift register of length l and an XOR gate. The bias is decreased by XORing of the post-processing unit at time n − l with the input of the post-processing unit at time n, where l must be large enough so that the two are almost uncorrelated. Using the methodology in [4] , we verified that l = 15 is sufficiently large. The decorrelation block is used to remove the correlation of the bits located at distance kl, where k is the number of pipelined chaotic maps. Again, using the methodology in [4] , we showed that even k = 1 suffices for the generation of truly random bits.
Finally, we tested the output bit streams (both before and after the postprocessing unit) for all the Monte-Carlo samples against NIST 800 − 22 randomness test suite. Our simulations showed that more than 99.3% of the sequences before the post-processing passed all the randomness tests. Further, all of the generated sequences were identified as truly random by NIST 800 − 22 test suite after the post-processing.
Conclusion:
In this letter, we presented a TRNG based on the zigzag map that can be used in high speed embedded cryptographic systems. We presented an implementation for the zigzag map using the current-mode technique. We modeled the non-ideality sources and tried to minimize their impact on the performance (correlation and bias) of the output binary sequence. Our extensive set of Monte Carlo simulations demonstrated that if the generated binary stream is fed into a very simple post-processing module, the output binary sequence is identified as truly random by NIST 800 − 22 test suite.
